When the required clocks are all set to 30.72 MHz, the PLL is bypassed and therefore does not lock since it is not used.