The PLL doesn’t lock when all clocks are set to 30.72 MHz (revisions C and D). When the required clocks are all set to 30.72 MHz, the PLL is bypassed and therefore does not lock since it is not used. Nutaq2015-07-29T05:43:04-04:00